

PRINTER RUSH
(PTO ASSISTANCE)

IFW

Application : 09/84 1505 Examiner : Nimyan GAU : 2825
From : QF Location : IDC FMF FDC Date : 8-29-05
Tracking # : 6112408 Week Date : 6-6-05

DOC CODE	DOC DATE	MISCELLANEOUS
<input type="checkbox"/> 1449		<input type="checkbox"/> Continuing Data
<input type="checkbox"/> IDS		<input type="checkbox"/> Foreign Priority
<input type="checkbox"/> CLM		<input type="checkbox"/> Document Legibility
<input type="checkbox"/> IIFW		<input type="checkbox"/> Fees
<input type="checkbox"/> SRFW		<input type="checkbox"/> Other
<input checked="" type="checkbox"/> DRW	<u>4-24-01</u>	
<input type="checkbox"/> OATH		
<input type="checkbox"/> 312		
<input type="checkbox"/> SPEC		

[RUSH] MESSAGE: ATTN: Chief Drafts person
Requesting new drawing sheets
for all figures - line thru drawings
Thank you

[XRUSH] RESPONSE: Drawings corrected
INITIALS: EBR




Fig 1. Non-tapered 3-input CMOS NAND gate




Fig 2. Tapered 3-input CMOS NAND gate




Fig 3. Non-tapered 2-input CMOS NOR gate





Fig 4. Tapered 2-input CMOS NOR gate

**Fig. 5. 3-input NAND Path Delay
vs. Taper Ratio**






Fig 6. Synthesis tapered algorithm